Go to file
mpabi fefa01e4f8 FreeRTOS + C++17 + std:: :) 2024-07-13 16:33:13 +00:00
Demo FreeRTOS + C++17 + std:: :) 2024-07-13 16:33:13 +00:00
Source FreeRTOS + C++17 + std:: :) 2024-07-13 16:33:13 +00:00
.gdb_history FreeRTOS + C++17 + std:: :) 2024-07-13 16:33:13 +00:00
.gitignore starter 2024-07-10 19:00:29 +00:00
1 FreeRTOS + C++17 + std:: :) 2024-07-13 16:33:13 +00:00
README.md starter 2024-07-10 19:00:29 +00:00
__f FreeRTOS + C++17 + std:: :) 2024-07-13 16:33:13 +00:00
__t starter 2024-07-10 19:00:29 +00:00
gdb.txt starter 2024-07-10 19:00:29 +00:00
tags starter 2024-07-10 19:00:29 +00:00

README.md

FreeRTOS port to RISC-V privileged spec 1.9.1

This is based on https://github.com/illustris/FreeRTOS-RISCV with minor fixes and improvements.

The fixes allow this code to run nicely in a Rocket RISC-V processor with a hardware configuration string and a local interrupt controller (Clint) using preemption.

Tested in Spike and Verilator with several builds including single-task, multi-task and typical demo test including queues, semaphores, mutexes and about a dozen concurrent tasks.